remove_design -designs
analyze -f vhdl { membank.vhd memcpy.vhd }
elaborate memcpy
set_dont_touch find(design, membank*) true
compile -map_effort low
ungroup -all -flatten
write -hierarchy
write -f verilog -output memcpy.ver